Fast radiation monitoring in FPGA-based designs

C. Leong, J. Semião, M. Santos, I. Teixeira, J. P. Teixeira, A. Batista, B. Gonçalves, J. Marques
{"title":"Fast radiation monitoring in FPGA-based designs","authors":"C. Leong, J. Semião, M. Santos, I. Teixeira, J. P. Teixeira, A. Batista, B. Gonçalves, J. Marques","doi":"10.1109/DCIS.2015.7388590","DOIUrl":null,"url":null,"abstract":"In nanoscale FPGAs, variability, aging and radiation effects significantly limit system performance and reliability, which is a relevant problem in safety-critical applications associated with long life operation products. The impact of Single Event Upsets (SEU) on system correct operation is usually estimated by the FPGA vendor. In this paper a technique for fast radiation monitoring, taking aging effects into account is proposed for FPGA-based designs. In order to monitor SEU in memory, a novel SEU sensor is proposed, reusing BRAM resources to estimate the Soft Error Rate (SER). The proposed BRAM-based sensor allows a much faster evaluation of radiation effects than the one obtained with traditional monitoring such as monitoring of the FPGA configuration memory. Simultaneous use of aging and SEU sensors enables the activation of mitigation techniques, e.g., circuit reconfiguration for a more robust functionality. Simulation and experimental results are presented, using Virtex6 and Spartan6 boards and two real-world applications - a data acquisition system for PET-based medical imaging, and a fast plant system controller for the ITER reactor. Neutron radiation tests were performed- in the Portuguese Research Reactor (RPI).","PeriodicalId":191482,"journal":{"name":"2015 Conference on Design of Circuits and Integrated Systems (DCIS)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 Conference on Design of Circuits and Integrated Systems (DCIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DCIS.2015.7388590","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

In nanoscale FPGAs, variability, aging and radiation effects significantly limit system performance and reliability, which is a relevant problem in safety-critical applications associated with long life operation products. The impact of Single Event Upsets (SEU) on system correct operation is usually estimated by the FPGA vendor. In this paper a technique for fast radiation monitoring, taking aging effects into account is proposed for FPGA-based designs. In order to monitor SEU in memory, a novel SEU sensor is proposed, reusing BRAM resources to estimate the Soft Error Rate (SER). The proposed BRAM-based sensor allows a much faster evaluation of radiation effects than the one obtained with traditional monitoring such as monitoring of the FPGA configuration memory. Simultaneous use of aging and SEU sensors enables the activation of mitigation techniques, e.g., circuit reconfiguration for a more robust functionality. Simulation and experimental results are presented, using Virtex6 and Spartan6 boards and two real-world applications - a data acquisition system for PET-based medical imaging, and a fast plant system controller for the ITER reactor. Neutron radiation tests were performed- in the Portuguese Research Reactor (RPI).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于fpga的快速辐射监测设计
在纳米级fpga中,可变性、老化和辐射效应极大地限制了系统的性能和可靠性,这是与长寿命操作产品相关的安全关键应用中的一个相关问题。单事件干扰(SEU)对系统正确运行的影响通常由FPGA供应商估算。本文提出了一种考虑老化效应的快速辐射监测技术。为了监测内存中的SEU,提出了一种新的SEU传感器,重用BRAM资源来估计软错误率(SER)。所提出的基于bram的传感器可以比传统的监测(如监测FPGA配置存储器)更快地评估辐射效应。同时使用老化和SEU传感器可以激活缓解技术,例如,电路重新配置以获得更强大的功能。利用Virtex6和Spartan6板以及两个实际应用-基于pet的医学成像数据采集系统和ITER反应堆的快速工厂系统控制器,给出了仿真和实验结果。在葡萄牙研究反应堆(RPI)中进行了中子辐射试验。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
High dynamic range readout architecture for SPAD array Design of a fully asynchronous image sensor reading system Embedding Fault List Compression techniques in a design automation framework for analog and Mixed-Signal structural testing Parametrized ECT processing over FPGA for a reconfigurable application Digital pseudorandom uniform noise generators for ADC histogram test
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1