Improvement of the interface integrity between a high-k dielectric film and a metal gate electrode by controlling point defects and residual stress

Ken Suzuki, Tatsuya Inoue, H. Miura
{"title":"Improvement of the interface integrity between a high-k dielectric film and a metal gate electrode by controlling point defects and residual stress","authors":"Ken Suzuki, Tatsuya Inoue, H. Miura","doi":"10.1109/SISPAD.2010.5604526","DOIUrl":null,"url":null,"abstract":"In this study, the influence of composition of thin films on the interface integrity between a hafnium dioxide thin film and a gate electrode was investigated by using a quantum chemical molecular dynamics method. Effect of the fluctuation of the composition around the HfO2±x/metal interface on the formation of the interfacial layer was analyzed quantitatively. Post-oxidation annealing after deposition of the hafnium oxide film restored oxygen vacancies and removed carbon interstitials from the film and thus, improved the quality of the oxide. However, when the excessive interstitial oxygen atoms remained in the film, the quality of the interface was deteriorated by forming a new interfacial oxide layer between the hafnium oxide and the deposited metal such as tungsten. No interfacial layer was observed, however, when a gold thin film was deposited on the hafnium oxide film with the various defects. Therefore, it is very important to control the composition around the interface, i.e., to minimize those point defects in the hafnium dioxide films and/or to introduce a diffusion barrier layer onto the oxide for improving the electronic performance and reliability of the stacked structure.","PeriodicalId":331098,"journal":{"name":"2010 International Conference on Simulation of Semiconductor Processes and Devices","volume":"100 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 International Conference on Simulation of Semiconductor Processes and Devices","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SISPAD.2010.5604526","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In this study, the influence of composition of thin films on the interface integrity between a hafnium dioxide thin film and a gate electrode was investigated by using a quantum chemical molecular dynamics method. Effect of the fluctuation of the composition around the HfO2±x/metal interface on the formation of the interfacial layer was analyzed quantitatively. Post-oxidation annealing after deposition of the hafnium oxide film restored oxygen vacancies and removed carbon interstitials from the film and thus, improved the quality of the oxide. However, when the excessive interstitial oxygen atoms remained in the film, the quality of the interface was deteriorated by forming a new interfacial oxide layer between the hafnium oxide and the deposited metal such as tungsten. No interfacial layer was observed, however, when a gold thin film was deposited on the hafnium oxide film with the various defects. Therefore, it is very important to control the composition around the interface, i.e., to minimize those point defects in the hafnium dioxide films and/or to introduce a diffusion barrier layer onto the oxide for improving the electronic performance and reliability of the stacked structure.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
通过控制点缺陷和残余应力提高高k介电膜与金属栅极之间的界面完整性
本研究采用量子化学分子动力学方法研究了二氧化铪薄膜的组成对其与栅极之间界面完整性的影响。定量分析了HfO2±x/金属界面周围成分波动对界面层形成的影响。氧化铪膜沉积后的后氧化退火恢复了氧空位,去除了膜上的碳间隙,从而提高了氧化物的质量。然而,当过量的间隙氧原子留在薄膜中时,在氧化铪与沉积金属(如钨)之间形成新的界面氧化层,从而使界面质量恶化。然而,当金薄膜沉积在具有各种缺陷的氧化铪薄膜上时,没有观察到界面层。因此,控制界面周围的成分是非常重要的,即最小化二氧化铪薄膜中的点缺陷和/或在氧化物上引入扩散势垒层,以提高堆叠结构的电子性能和可靠性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Improved impact-ionization modelling and validation with pn-junction diodes Topography simulation of BiCS memory hole etching modeled by elementary experiments of SiO2 and Si etching Compact modeling of Fe-FET and implications on variation-insensitive design Si nanowire device and its modeling Compact process and layout aware model for variability optimization of circuit in nanoscale CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1