The use of equivalent fault analysis to improve static D.C. fault diagnosis - a potentiometric DAC case study

M. Worsman, M. Wong, Yim-Shu Lee
{"title":"The use of equivalent fault analysis to improve static D.C. fault diagnosis - a potentiometric DAC case study","authors":"M. Worsman, M. Wong, Yim-Shu Lee","doi":"10.1109/ETW.2001.946666","DOIUrl":null,"url":null,"abstract":"Equivalence amongst the single and double catastrophic component faults of a potentiometric DAC under steadystate dc conditions is investigated. Easily identifiable equivalent faults are shown to populate the fault list in significant numbers. By facilitating a systematic testdesign approach focused on the prevention of equivalent fault conditions during test, equivalent fault analysis is used to greatly increase the percentage of catastrophic component faults diagnosable with a Built-In Self-Test (BIST) in [M.S. Nejad, L. Sebaa, A. Ladick, and H. Kuo, \"Analog Built-In Self-Test,\" Proc. IEEE Int'l ASIC Conf and Exh., pp. 407-411, 1994]. The efect on analysis of component tolerances and other nonidealities is yet to be considered.","PeriodicalId":339694,"journal":{"name":"IEEE European Test Workshop, 2001.","volume":"3 7","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE European Test Workshop, 2001.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ETW.2001.946666","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Equivalence amongst the single and double catastrophic component faults of a potentiometric DAC under steadystate dc conditions is investigated. Easily identifiable equivalent faults are shown to populate the fault list in significant numbers. By facilitating a systematic testdesign approach focused on the prevention of equivalent fault conditions during test, equivalent fault analysis is used to greatly increase the percentage of catastrophic component faults diagnosable with a Built-In Self-Test (BIST) in [M.S. Nejad, L. Sebaa, A. Ladick, and H. Kuo, "Analog Built-In Self-Test," Proc. IEEE Int'l ASIC Conf and Exh., pp. 407-411, 1994]. The efect on analysis of component tolerances and other nonidealities is yet to be considered.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
利用等效故障分析改进静态直流故障诊断——一个电位DAC案例研究
研究稳态直流条件下电位式DAC的单、双突变分量故障的等效性。显示容易识别的等效故障,以大量填充故障列表。通过促进系统的测试设计方法,重点是在测试过程中预防等效故障条件,等效故障分析用于极大地增加灾难性组件故障的百分比,可通过内置自检(BIST)诊断Nejad, L. Sebaa, A. Ladick,和H. Kuo,“模拟内置自测试”,IEEE国际ASIC会议和Exh。[j]。对分析部件公差和其他非理想性的影响还有待考虑。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The use of equivalent fault analysis to improve static D.C. fault diagnosis - a potentiometric DAC case study Analyzing bridging faults impact on EEPROM cell array Reducing analogue fault-simulation time by using ifigh-level modelling in dotss for an industrial design Rxiensing scan chains for test pattern decompression System level diagnosis - a comparison of two alternative approaches
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1